Show simple item record

dc.contributor.authorKulakovskis, Darius
dc.contributor.authorNavakauskas, Dalius
dc.date.accessioned2023-09-18T16:48:48Z
dc.date.available2023-09-18T16:48:48Z
dc.date.issued2016
dc.identifier.issn2255-9140
dc.identifier.other(BIS)VGT02-000033254
dc.identifier.urihttps://etalpykla.vilniustech.lt/handle/123456789/117156
dc.description.abstractAn original Very High Speed Integrated Circuit Hardware Description Language (VHDL) code generation tool that can be used to automate Metabolic P (MP) system implementation in hardware such as Field Programmable Gate Arrays (FPGA) is described. Unlike P systems, MP systems use a single membrane in their computations. Nevertheless, there are many biological processes that have been successfully modeled by MP systems in software. This is the first attempt to analyze MP system hardware implementations. Two different MP systems are investigated with the purpose of verifying the developed software: the model of glucose–insulin interactions in the Intravenous Glucose Tolerance Test (IVGTT), and the Non-Photochemical Quenching process. The implemented systems’ calculation accuracy and hardware resource usage are examined. It is found that code generation tool works adequately; however, a final decision has to be done by the developer because sometimes several implementation architecture alternatives have to be considered. As an archetypical example serves the IVGTT MP systems’ 21–23 bits FPGA implementation manifesting this in the Digital Signal Processor (DSP), slice, and 4-input LUT usage.eng
dc.formatPDF
dc.format.extentp. 5-12
dc.format.mediumtekstas / txt
dc.language.isoeng
dc.relation.isreferencedbyEmerging Sources Citation Index (Web of Science)
dc.relation.isreferencedbyAcademic Search Complete
dc.relation.isreferencedbyDOAJ
dc.relation.isreferencedbyJ-Gate
dc.source.urihttps://ecce-journals.rtu.lv/article/view/1261/886
dc.subjectIK04 - Skaitmeninės signalų apdorojimo technologijos / Digital signal processing technologies
dc.titleAutomated metabolic P system placement in FPGA
dc.typeStraipsnis Web of Science DB / Article in Web of Science DB
dcterms.references23
dc.type.pubtypeS1 - Straipsnis Web of Science DB / Web of Science DB article
dc.contributor.institutionVilniaus Gedimino technikos universitetas
dc.contributor.facultyElektronikos fakultetas / Faculty of Electronics
dc.subject.researchfieldT 001 - Elektros ir elektronikos inžinerija / Electrical and electronic engineering
dc.subject.researchfieldT 007 - Informatikos inžinerija / Informatics engineering
dc.subject.ltspecializationsL106 - Transportas, logistika ir informacinės ir ryšių technologijos (IRT) / Transport, logistic and information and communication technologies
dc.subject.enBiological system modeling
dc.subject.enChemical processes
dc.subject.enDigital signal processors
dc.subject.enField programmable gate arrays
dc.subject.enFixedpoint arithmetic
dcterms.sourcetitleElectrical, control and communication engineering / Riga Technical University
dc.description.issueiss. 1
dc.description.volumeVol. 10
dc.publisher.nameDe Gruyter
dc.publisher.cityWarsaw
dc.identifier.doi000408497000001
dc.identifier.doi10.1515/ecce-2016-0001
dc.identifier.elaba20227778


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record