• Lietuvių
    • English
  • English 
    • Lietuvių
    • English
  • Login
View Item 
  •   DSpace Home
  • Mokslinės publikacijos (PDB) / Scientific publications (PDB)
  • Konferencijų publikacijos / Conference Publications
  • Konferencijų pranešimų santraukos / Conference and Meeting Abstracts
  • View Item
  •   DSpace Home
  • Mokslinės publikacijos (PDB) / Scientific publications (PDB)
  • Konferencijų publikacijos / Conference Publications
  • Konferencijų pranešimų santraukos / Conference and Meeting Abstracts
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Impedance matching network synthesis toolbox for Cadence

Thumbnail
Date
2018
Author
Vasjanov, Aleksandr
Barzdėnas, Vaidotas
Metadata
Show full item record
Abstract
Impedance matching is essential to radio frequency (RF) high-end circuit design and research. Circuit blocks like low noise and power amplifiers (LNA and PA), as well as some mixer topologies, require proper source and load impedance matching for the most effective operation. Cadence includes different tools and analyses but lacks an innate impedance matching toolbox, which results in using third party software to conduct these calculations. This article presents an impedance matching network synthesis (IMNS) toolbox which can be integrated into the Cadence environment and provide extensive features. The latter IMNS toolbox not only provides a capability of calculating theoretical impedance matching network component values, but also includes a proposed surface-mount device (SMD) component package parasitics compensation algorithm. Furthermore, fully automated calculated matching network synthesis and simulation within the Cadence environment has also been integrated. As a result, all lossless (ideal) and lossy (containing parasitics) circuit solutions are automatically found, synthesized in a Cadence library (making further circuit reuse later on in the design flow possible), evaluated and a text report with the latter data generated. The proposed SMD component parasitics compensation algorithm includes lossy capacitor and inductor parameter prediction as a function of package size, frequency and component value.
Issue date (year)
2018
URI
https://etalpykla.vilniustech.lt/handle/123456789/123690
Collections
  • Konferencijų pranešimų santraukos / Conference and Meeting Abstracts [3431]

 

 

Browse

All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjects / KeywordsInstitutionFacultyDepartment / InstituteTypeSourcePublisherType (PDB/ETD)Research fieldStudy directionVILNIUS TECH research priorities and topicsLithuanian intelligent specializationThis CollectionBy Issue DateAuthorsTitlesSubjects / KeywordsInstitutionFacultyDepartment / InstituteTypeSourcePublisherType (PDB/ETD)Research fieldStudy directionVILNIUS TECH research priorities and topicsLithuanian intelligent specialization

My Account

LoginRegister